Resources

26 Resources for

asic and fpga

  • Subscribe to this listing via:
  • RSS
  • Email

BNET Business Dictionary

ASIC
Australian Securities and Investments Commission
ASIC definition on BNET »

BNET Resources

Synplicity's Certify Software Eases ASIC Prototyping with Support for Xilinx Virtex-5 FPGAs
Software Extends Automation of ASIC Prototyping Flow; Enhances Quick Partitioning Technology
Tags: ASIC, FPGA, software, Xilinx Inc.
Research articles 2007-01-29
Synopsys again tries its hand at FPGA synthesis.(leading edge)(Brief Article)
FPGA DEVICES offer enough speed and size to be viable tools for ASIC prototyping and, in many cases, substitute for ASIC devices for short periods during product introduction. A1 though Synopsys is the undisputed market leader in ASIC synthesis, it FPGA DEVICES offer enough...
Tags: ASIC, FPGA
Research articles 2004-06-10
Synplicity's Synplify DSP 3.6 Software Speeds DSP Algorithm Design for ASICs and FPGAs
New Architectural Optimizations and Intellectual Property Provide Significant Advantages
Tags: ASIC, DSP, FPGA
Research articles 2008-04-01
Altera Takes Aim at ASICs (Electronic News)
Aimed at eventually replacing ASICs in high-density, high-performance applications, Altera Corp. today said it is shipping its 90nm Stratix II EP2S130 device, what it says is the world's biggest FPGA with 132,540 equivalent logic elements -- more th Aimed at eventually replacing ASICs in high-density,...
Tags: Altera Corp., ASIC, FPGA
Research articles 2004-11-29
Aldec Releases Riviera-PRO Targeting ASIC/FPGA Verification Market
HENDERSON, Nev. -- Aldec, Inc., a pioneer in mixed-language simulation and advanced design tools for ASIC and FPGA devices, announced today the release of Riviera-PRO 2007.10, with expanded SystemVerilog Verification construct support and improved performance of VHDL, Verilog and mixed RTL simulation. This mixed-language design simulation environment supports VHDL, Verilog,...
Tags: ASIC, FPGA
Research articles 2007-10-11
Actel Implements MX Device Price Reductions of Up to 50 Percent; Lowered Prices Further Enhance FPGAs Appeal as ASIC Alternative
SUNNYVALE, Calif.--BUSINESS WIRE--Oct. 5, 1998--Actel Corporation (Nasdaq: ACTL) announced that list prices for its MX family of field programmable gate arrays FPGAs will be reduced up to 50 percent. MX price reductions provide designers with an opportunity to quickly achieve production goals and differentiate their products from the competition with...
Tags: Actel, ASIC, FPGA
Research articles 1998-10-05
Altera FPGA to ASIC Conversion in Less Than Two Weeks
SANTA CLARA, Calif.--BUSINESS WIRE--June 29, 1998--Santa Clara, Calif., startup, Clear Logic, Inc. today introduced a new member of its CL8000 family of laser-configured ASICs (LASICTMs), the 6,000 gate CL8636.
Tags: Altera Corp., ASIC, FPGA
Research articles 1998-06-29
ProDesign Joins Synopsys in-Sync Program to Enable Unified ASIC Prototyping and Verification; Common ASIC Flow Optimized for Customer Productivity
SAN JOSE, Calif. -- ProDesign USA, a leading supplier of high-speed FPGA-based ASIC verification platforms, today announced that it has joined the Synopsys in-SyncR program to improve the complete design flow between Synopsys Design CompilerR FPGA DC FPGA Synthesis software, the VCSR comprehensive RTL verification solution and ProDesign CHIPitR ASIC...
Tags: ASIC, FPGA, ProDesign
Research articles 2005-04-04
Conversion start-up keys on Altera - Clear Logic's ClearFire laser-configured ASIC technology - Company Business and Marketing
Santa Clara, Calif.--ASIC conversion start-up Clear Logic recently introduced conversion technology that will enable designers of Altera field programmable gate arrays FPGAs to convert to Clear Logic's proprietary laser-configured ASICs LASICs. Last October, Clear Logic said it would be making its move into the conversion market, claiming it wanted to...
Tags: Altera Corp., ASIC, Clear, FPGA, marketing
Research articles 1998-01-26
Product lowers third-generation-device-development costs.(Analog Devices ADSP-TS101S)(Product Announcement)
USING ANALOG DEVICES' ADSP-TS101S DSP to develop third-generation base-station systems costs significantly less than using a DSP for symbol-rate processing or using ASICs and FPGA implementations for chip-rate processing. The TS101S includes instr USING ANALOG DEVICES' ADSP-TS101S DSP to develop third-generation base-station...
Tags: Analog Devices Inc., ASIC, FPGA
Research articles 2001-10-11
Xilinx and Qualis Partner to Develop Internet-enabled Design Reuse Methodology for ASIC and FPGA Designers
Business Editors & High-Tech Writers
Tags: ASIC, FPGA, Internet, Xilinx Inc.
Research articles 2000-03-20
Mentor Graphics Catapult C Synthesis Proven to Create Optimized ASIC/FPGA Hardware from Untimed C++ Up to 20 Times Faster
Business Editors/High-Tech Writers
Tags: ASIC, C, C++, FPGA, hardware, Mentor Graphics Corp.
Research articles 2004-05-31
Xilinx Announces Record-breaking Demonstration of Data Encryption Standard; Run-time Reconfiguration Pushes FPGA Performance Past ASICs
Business Editors/High-tech Writers
Tags: ASIC, DES, FPGA, Xilinx Inc.
Research articles 2000-04-28
Xilinx plunging deeper into hybrid ASIC arena - the XH3 HardWire ASICs - Product Announcement
San Jose, Calif.--Moving deeper into the custom logic market, Xilinx will today introduce a third generation of HardWired ASIC devices targeted at converting the company's field programmable gate arrays FPGAs into a masked gate array with all of the FPGA characteristics still on-chip.
Tags: ASIC, FPGA, Xilinx Inc.
Research articles 1997-10-20
Xilinx Announces the Industry's First FPGA-Specific ASIC Family; New FpgASIC Family Delivers Turnkey Conversion in New Base Array Architecture
SAN JOSE, Calif.--BUSINESS WIRE--Oct. 20, 1997--Xilinx Inc., (NASDAQ:XLNX), the world leader in CMOS programmable logic devices, today announced a new family of HardWire devices, the Xilinx XH3 HardWire ASIC series.
Tags: Xilinx Inc., ASIC, FPGA
Research articles 1997-10-20
ASICs get "embed" with FPGAs.(Brief Article)(Product Announcement)
LSI Logic is enhancing its G 12 0.18-[micro]m-drawn process portfolio with programmable-logic-core capability in partnership with Adaptive Silicon (www.adaptivesilicon.com). The ASIC vendor believes that its approach is ideal for embedding because LSI Logic is enhancing its G 12 0.18-[micro]m-drawn process portfolio with...
Tags: ASIC, FPGA, LSI Logic Corp.
Research articles 1999-08-19
Atmel Extends Its FPGA to ASIC Conversion Service for Space Applications.
NANTES, France, May 3 /PRNewswire/ -- NANTES, France, May 3 /PRNewswire/ --
Tags: ASIC, FPGA
Research articles 2005-05-03
FPGA family takes integration "serialously".(Product Information)
QUICKLOGIC, WITH ITS QUICKSD DEVICES, continues to lead the programmable-logic charge into ASIC/FPGA hybrids, which the company calls Embedded Standard Products. With as many as eight SERDES (serializer/deserializer, along with multiplexer/demultip QUICKLOGIC, WITH ITS QUICKSD DEVICES, continues to lead the programmable-logic charge into...
Tags: ASIC, FPGA, product information, QuickLogic Corp.
Research articles 2000-10-12
True Circuits Invites ASIC, FPGA & SoC Designers to the ARM Developers' Conference to Learn More About Using Hard Timing Macros in ARM Cores
October 19, 20 and 21st at the Santa Clara Convention Center
Tags: ARM, ASIC, FPGA
Research articles 2004-10-15
Xilinx and Synopsys Enable ASIC Designers' Adoption of Xilinx FPGAs
Business Editors & High-Tech Writers
Tags: ASIC, FPGA, Xilinx Inc.
Research articles 2000-03-03