Resources
BNET Resources
- sort by:
- Relevance
- Date
- Popularity
- LSI merges EDA tools in new product - LSI Logic's ToolKit design environment is integrated with electronic design automation tools - Company Business and Marketing
- Milpitas, Calif.--In cooperation with the industry's leading electronic design automation EDA tool suppliers, LSI Logic will soon deliver toolkit methodology guaranteeing deep-submicron system-on-a-chip performance. The company announced its blending of popular EDA tools into its integrated, standards-based ToolKit design environment.
- Research articles 1996-02-26
- Simulation environment. (Electronic Design Automation).(Xilinx's ModelSim XE II 5.6a)(Brief Article)
- * Supports new hierarchical netlist capabilities offered exclusively by Xilinx * ModelSim XE II V5.6a, from $945 for an annual license, including the first year of ... * Supports new hierarchical netlist capabilities offered exclusively by Xilinx ...
- Research articles 2002-12-26
- ASIC design/verification environment. (Electronic Design Automation).(Aldec Riviera-Elite)(Brief Article)(Product Announcement)
- * Teams Summit Design's Visual Elite design environment with Aldec's Riviera simulator to provide a complete HDL design-entry and -verification environment * Supports both graphical and textual VHDL, Verilog, C/ C++, ... * Teams Summit Design's Visual Elite...
- Research articles 2002-08-22
- Electronic Design Automation.(Technology Information)
- Verilog simulator * Stand-alone direct-compile simulator complies with IEEE-1364-95 standard * Provides HDL, state machine, and block diagram/schematic editors * Includes a project manager, automatic testbench generator, waveform v ...
- Research articles 2000-10-26
Additional Resources
- Windows gets nod from 3 EDA players - electronic design automation - five new design tools from Mentor Graphics and Synopsys; Cadence Design Systems endorsement - Design Automation Conference - Product Announcement
- Las Vegas--Windows was endorsed by three of electronic design automation's biggest players at last week's Design Automation Conference in Las Vegas. Mentor Graphics came out with a Windows platform strategy separate from its Antares effort and including a Windows-based printed circuit board PCB layout tool--coupled with a new acquisition, a...
- Research articles 1996-06-10
- EMA Design Automation and PartMiner Announce Strategic Marketing Partnership; Integrating the EMA RoHS Design Methodology and PartMiner's CAPS Content Creates a Unique Environment to Minimize Impact of the RoHS Directive
- ROCHESTER, N.Y. -- EMA Design AutomationTM, a full-service provider of Electronic Design Automation EDA solutions, and PartMinerR, Inc., a leading global provider of electronic components and information services for the electronics industry, today announced a partnership to bring together CadenceR Design tools and PartMiner's CAPSTM electronic component database. "PartMiner...
- Research articles 2005-05-17
- Berkeley Design Automation Joins the Cadence Connections Program; PLL Noise Analysis Capability Integrated into Cadence's Virtuoso Analog Design Environment
- SANTA CLARA, Calif. -- Berkeley Design Automation Inc., a new analog/RF electronic design automation company, today announced its membership in the Cadence Design Systems, Inc. ConnectionsR program and the integration of its first product, PLL Noise AnalyzerTM, into the CadenceR VirtuosoR Analog Design Environment. Through its Connections program membership, Berkeley...
- Research articles 2005-09-08
- Actel, Escalade to deliver productivity gains to FPGA designers; will simplify use of High-Level Design Automation for Actel users
- SUNNYVALE, Calif.--BUSINESS WIRE--April 25, 1995--Field programmable gate array FPGA supplier Actel Corporation and Electronic Design Automation EDA tool vendor Escalade Corporation, both based in Sunnyvale, announced today a multi-year joint effort to develop Actel-specific functionality for Escalade's popular DesignBook High-Level Design Automation HLDA environment.
- Research articles 1995-04-25
- ADDING VALUE -- AT THE NET LEVEL.(Company Business and Marketing)
- While it wasn't originally billed as such, the Internet is fast becoming a cornucopia for design engineers looking for design tools that will help speed their products from the EDA electronic design automation environment to the marketplace. While it...
- Research articles 2000-07-06
- New Release of CoWare ConvergenSC Speeds Adoption Of Electronic System Level — ESL — Design; Open Environment Enables Rapid Design of SoC Platforms and Derivatives
- SAN JOSE, Calif. -- CoWareR Inc., the leading supplier of system-level electronic design automation EDA software and services, announced a major new release of its SystemC-based ConvergenSCTM system-on-chip SoC design tools to speed adoption of electronic system level ESL design methodologies by system designers and architects. The release combines powerful...
- Research articles 2004-11-08
- Analog Office Design Suite Wins LSI of the Year Award in Japan; Applied Wave Research's RF Analog Design Environment Selected at the Embedded System Expo & Conference in Tokyo
- EL SEGUNDO, Calif. -- Applied Wave Research, Inc. (AWRR) a leading provider of high-frequency electronic design automation EDA tools, today announced that Analog OfficeTM design suite, a complete solution for next-generation analog and radio-frequency integrated circuit RFIC design, has been selected for the prestigious 2004 LSI of the Year Award....
- Research articles 2004-08-02
- Cadence Adopts Sun Solaris as Primary Design Environment; OS Upgrade Provides Significant Performance Enhancement; JumpStart System Makes Transition Simple and Fast
- MOUNTAIN VIEW, Calif.--BUSINESS WIRE--June 10, 1996--Sun Microsystems Computer Company and Cadence Design Systems, Inc. today revealed that Cadence is now installing Sun's latest, most powerful operating system, Sun TM Solaris 2.5 TM as the standard environment for the many Electronic Design Automation EDA software development workstations the company uses to...
- Research articles 1996-06-10
- IP-verification cards. (Electronic Design Automation).(Quickturn Design Systems Palladium)(Brief Article)
- * Allow you to integrate IP cores into a verification environment through the IP chassis of a Palladium design-verification system * Each IP chassis holds as many as six IP cards ... * Allow you to integrate IP cores into...
- Research articles 2002-09-05
- EMA Adds Five Key Capabilities to EMA Engineering Data Management™ To Facilitate RoHS/WEEE Compliance; New Capabilities Powered By Omnify Software Provide a Scalable Business Solution That is Ideal for Both Small and Large Companies
- ROCHESTER, N.Y. -- EMA Design AutomationTM, a full-service provider of Electronic Design Automation EDA solutions, today announced that it has integrated the Omnify software into the EMA EDM environment increasing capabilities to make the adherence to RoHS/WEEE compliance directives even easier. "Omnify is a proven technology for managing data," said...
- Research articles 2006-03-28
- Accellera Continues Support for Verification and Interoperability With Formation of New Standards Committee
- Accellera, the electronics industry organization focused on Electronic Design Automation EDA standards, announced today that its Board of Directors answered electronic design verification tool users' requests by approving the formation of a new verification standards committee. The Verification Intellectual Property VIP Technical Subcommittee TSC is chartered to define standard technology...
- Research articles 2008-05-06
- Chronologic ships simulator; Sun Microsystems places order - Chronologic Corp.'s VCS electronic design automation software - Product Announcement
- Computervision reported more than $10 million in orders from European auto manufacturers for its CADDS software. Citroen purchased a $7.1 million CADDS system for use in the car body design of all its newest models. Among the integrated functions the Sun-based CADDS software provides are a NURBS surface design...
- Research articles 1992-11-23
- Exemplar Logic 3.1 Release of Galileo Enhances Support for AT&T ORCA, Xilinx and Other FPGA Devices
- ALAMEDA, Calif.--BUSINESS WIRE--Sept. 25, 1995--Exemplar Logic, a supplier of High-Level Design HLD software tools for the Electronic Design Automation EDA market, today announced upgraded technology support for version 3.1 of its Galileo FPGA and ASIC design environment.
- Research articles 1995-09-25
- 3-D design checker. (Electronic Design Automation).(Zuken USA's EM Checker)(Brief Article)
- * Provides automatic verification of a pc-board design in a 3-D environment * Works with the Visula pc-board and MCM layout tool * EM Checker, $15,000 Zuken USA Inc, 1-978-692-4900, www.zuken.com...
- Research articles 2002-03-21
- CoWare and LSI Logic Announce ConvergenSC SystemC Models for ZSP; ConvergenSC Enables ZSP System-level Simulation and Performance Analysis Including Software
- SAN JOSE, Calif. & MILPITAS, Calif. -- CoWareR Inc., the leading supplier of system-level electronic design automation EDA software and services, and LSI Logic Corporation announced availability of ZSPR SystemC-based models for use with the CoWare ConvergenSC design environment. LSI Logic developed cycle- and transaction-accurate SystemC-based models for each of...
- Research articles 2004-10-19
- Mitsubishi Awards Synopsys 'Golden' Timing Sign-Off for PrimeTime Static Timing Analysis - Product Information
- Mountain View, Calif.-based Synopsys Inc. received Mitsubishi Electronics America's 'golden' timing sign-off endorsement for its PrimeTime full-chip static timing analysis STA and sign-off tool. Mitsubishi integrated PrimeTime into its advanced System LSI electronic design automation EDA environment for its 0.5-, 0.35-, 0.25- and 0.18-micron silicon technologies.
- Research articles 1999-06-07
- << Previous
- page 1 of 1
- Next >>
Presented by American Express